Abstract-A universal bias correlation of the excess current induced by the self-heating effect is found with the dependence on the dissipated power for a-Si:H thin-film transistors (TFTs). By inspecting the characteristics of I DS /W versus W , the channel width for TFTs without the self-heating effect is identified. From the difference of the total current and the nonself-heating one, the excess current is extracted. Based on the transport mechanism, together with the intrinsic nature of the direct correlation between lattice temperature and joule heating, the underlying mechanism for the self-heating effect of a-Si:H TFTs is investigated. This discovery will be beneficial to further establish the physics-based model for the self-heating effect of a-Si:H TFTs.
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Universal Bias Dependence of Excess Current Induced by Self-Heating Effect for a-Si:H TFTs I. INTRODUCTION R ECENTLY, the technology of gate drivers on arrays (GOA) with a-Si:H thin-film transistors (TFTs) has received wide attention [1] - [4] . This technology integrates the peripheral driving circuitry on the TFT-LCD panels. It increases the functional density of the displays and reduces the physical dimensions, as well as reduces the production cost. However, with the relatively low mobilities of a-Si:H TFTs, around 0.1-1 cm 2 /V · s, it will need a large channel width for the TFT devices in GOA than what is conventionally required in LCD pixels. With the typical operation condition by several milliamperes of current and tens of volts required in GOA, together with the low thermal conductivity of glass, the heavy joule heating accumulated by the power dissipated in the channel will cause the self-heating effect of a-Si:H TFT. Due to the weak bonding of a-Si film, the reliability issue has been one of the bottlenecks for developing a-Si-based technology. With the requirement of high current and high power for GOA, the accompanied self-heating effect will make the instability issue of a-Si:H TFTs worse.
Some works have investigated the correlation between reliability and the self-heating effect for poly-Si TFTs [5] - [7] . By monitoring the temperature of a drain electrode with an infrared thermometer, Inoue et al. [5] showed that poly-Si TFTs during operation can reach 430
• C, which indicates directly the occurrence of the self-heating effect. They also found a strong dependence for V TH shift on stress power caused by the selfheating effect [5] , [6] and concluded that the temperature is the only factor dominating the TFT's degradation phenomena [5] . However, the indirect correlation between degradation mechanism and the self-heating effect makes this conclusion too rough to gain an insight for resolving the underlying mechanism. Lee et al. [7] have characterized the kink phenomena of the poly-Si TFT induced by the self-heating effect with a starting power P kink , which is defined as the product of I DS and V DS at the bias point when the kink effect starts. For a given channel width and length, the degradation caused by the self-heating effect can be reduced by dividing the TFT in the width direction, which is characterized by the ratio of the divided channel width over length (DCR). They also found the independence for the ratio of P kink over the normalized TFT area on the DCR [7] . But, their P kink is defined arbitrarily based on the start of kink shape in the output characteristics, which piecewisely considers the bias dependence of the selfheating effect with only one bias point and will be insufficient to characterize the wider bias range in the real GOA application. For a-Si:H TFTs, there is a little study about the self-heating effect. Moreover, the fundamental relationship between the output current under self-heating and the operation bias has not been well investigated, which is a direct correlation for revealing the mechanism of the self-heating effect and will be beneficial for the robust design of the GOA circuit by establishing a more accurate SPICE model for this relationship. In this paper, we will investigate the self-heating effect on current-voltage (I-V ) characteristics from the transport mechanism of a-Si:H TFTs and detail the extraction procedure to obtain the bias dependence of the self-heating effect.
II. DEVICE STRUCTURE AND FABRICATION
The a-Si:H TFTs of inverted staggered structure with a standard etching-stop process are fabricated on a glass with a thickness of 0.7 mm. Bottom gate is formed with 300-nm 0018-9383/$25.00 © 2007 IEEE AlNd and 50-nm Mo sequentially sputtered onto the substrate and patterned. Next, a 440-nm-thick SiN X film is deposited, followed by a 50-nm-thick a-Si:H film as an active layer. Another 330-nm-thick SiN X is then sequentially deposited as the etching-stop (ES-SiN X ). With the development from backside, the ES-SiN X is self-aligned with an AlNd/Mo gate. Next, a 50-nm-thick n + a-Si film, followed by 25-nm-thick Mo, 250-nm-thick Al, and 50-nm-thick Mo are sequentially sputtered and patterned to form the source and drain electrodes. Finally, a 200-nm-thick SiN X is deposited as a passivation layer by a plasma-enhanced chemical vapor deposition. The through holes are opened on the testing pads of the gate, source, and drain electrodes for probe contacting.
The semiconductor parameter analyzer of Agilent 4156C was used for measuring all the I-V characteristics in this paper. For each bias point, the time interval between the start of bias application and the start of current measurement is named as the delay time for Agilent 4156C. The delay time setting used was its default value as zero second and was kept the same for all the measurements in this paper.
III. RESULTS AND DISCUSSIONS

A. Self-Heating Effect on Transport Mechanisms of a-Si:H TFTs
For the devices of silicon-on-insulator (SOI)-like structure, their insulating buffer layer behaves as a thermal barrier due to its much low thermal conductivity. If there is a significant amount of power dissipated within the channel region, the accompanied joule heating will result in the increase of device temperature. Alternatively, in the microscopic view, due to the energy transfer from energetic carriers to atomic lattices through a collision between them, the increase of lattice vibration results in the increase of device temperature. This is the so-called self-heating effect, which is based on the reasonable assumption that due to the short dielectric relaxation time of carriers for the drastic collision with the chaotically arranged lattices of the a-Si film, the temperature of the energetic carriers is equal to that of the lattice. In contrast, the self-heating effect in III-V HEMT devices refers to the situation that, with the nonequilibrium phenomena by velocity overshoot due to a much longer relaxation time [8] , the temperature of the energetic carriers is higher than that of the lattice. To investigate the self-heating effect on the I-V characteristics of the SOI-like devices based on their transport mechanisms, the single-crystal (c-Si) SOI FET is taken as a distinctly different device for comparison with the a-Si:H TFT. With the crystalline structure of the lattice, the major mechanism limiting the carriers' motion is the surface roughness scattering for c-Si SOI FET. As temperature increases, the lattice vibration together with the collision between lattice and carriers will increase. Therefore, the current will decrease with an increased temperature. The phenomenon of negative resistance in the static I DS versus V DS curves by the self-heating effect provides the evidence for the scatteringdominated transport mechanism of c-Si SOI FETs [9] . On the other hand, due to the large amount of defect states in a-Si:H TFTs, there exist the trapped charges within the defect states along the channel to form the potential barrier [10] . Although the scattering mechanism also exists, surmounting the potential barrier will become the limiting mechanism for carriers' motion. From the thermionic emission theory [11] , the current will increase with an increased temperature. Therefore, with the occurrence of the self-heating effect, the current will increase in a-Si:H TFTs.
B. Identification for Width Range of a-Si:H TFTs without Self-Heating Effect
In this paper, the width of the TFT ranges from 5 to 12 000 µm, and the channel length is 10 µm. Fig. 1(a) shows the curves of I DS /W versus W at the linear region with V DS = 5 V and V GS = 20 V, and the values of the channel width are monitored by three methods: design by layout (represented by Design), measurement by optical microscope (OM), and extraction by the curves of I DS /W versus W (Electrical), as detailed in Table I . Due to the negligible deviation for values of OM and the electrical width from those designed for wider devices, only those channel widths smaller than 60 µm are listed. In Fig. 1(a) , it is shown that when the channel width is smaller than 20 µm, I DS /W increases with a decreased width for the curves of Design and OM. This obviously implies that the channel widths obtained from the Design and OM are smaller than the electrically effective ones.
By checking the picture of the manufactured device as shown in Fig. 2 , it is found that the width of the a-Si film, i.e., the active channel region, is larger than that of the source/drain contact region, which is measured as 4.17 µm and smaller than the designed value of 5 µm due to the etching bias. By adding an extra width ∆W to the OM one and obtaining the electrical width, we can obtain an almost straight line for the curve of I DS /W versus W with ∆W = 2.6 µm, as shown in Fig. 1(a) . The reason for the width of the Electrical being larger than that of the OM can be illustrated in the following. When the device is turned on, the whole active region will be conductive due to the formation of the channel layer at the a-Si/SiN X interface. The electrically effective channel width will then be wider than the S/D contact region; but, due to the 2-D fringing distribution of the electric field from drain to source, it will be smaller than that of the whole active region. The slightly larger I DS /W for the device of W = 5 µm might be due to its smaller V TH . As V GS and V DS increase, as shown in Fig. 1(b) and (c), I DS /W of the wider devices become larger than those of the narrower ones. It means that I DS is not linearly proportional to the channel width. This can be illustrated in the following. With a given bias, the magnitude of the dissipated power will be proportional to the operating current. If the channel width is not significantly large, e.g., greater than 1000 µm with a channel length of 10 µm, the output current and the power will not be large enough to cause a significant self-heating effect. The current equation for long-channel MOSFET in the linear region can be written as follows:
where C GI is the gate nitride capacitance per area and µ is the mobility. Equation (1) is basically derived based on the drift-diffusion mechanism, which is different from the barrier- limited mechanism of a-Si:H TFTs. But, from the similarity of I-V characteristics between c-Si MOSFET and a-Si:H TFTs, it can be speculated that the bias dependence of current is mainly governed by the similar modulation of charge sheet with a bias between them. The major difference for the current equation reflecting the different transport mechanisms is accounted in the temperature function of mobility, which will be negatively dependent on temperature for the drift-diffusion mechanism and positively for the barrier-limited mechanism, as discussed in Section III-A. For first-order analysis, the above argument is the reason for validating to use (1) to investigate a-Si:H TFTs' I-V characteristics. By dividing both sides of (1) with W , the following can be obtained
From (2), it shows that for a given bias and channel length, I DS /W will be constant for various channel widths provided that V TH is constant and the gate nitride/a-Si film is uniform enough to make constant C GI and µ. But, (2) does not take into account the self-heating effect suffered by those TFT devices of large channel width considered in this paper. Therefore, the departure from the constant trend of I DS /W versus W in the wide devices and high bias region, as shown in Fig. 1(b) and (c), indicates the occurrence of the self-heating effect. Accordingly, we can divide the width range for TFTs with and without the self-heating effect based on the curves of I DS /W versus W . With the significant appearance of the self-heating effect resulting from the increased power dissipation for the device with width > 1000 µm, there will be an excess current generated with an increased temperature of the device. To extract the excess current induced by the self-heating effect for further quantitative characterization, we need to identify the width of the device without self-heating, whose current will be scaled up as the current component without the self-heating effect for those wider devices being self-heated, as discussed in Section III-C.
On the other hand, the roll-off in curves of I DS /W versus W is clearly observed in Fig. 1(c) when the channel width is greater than 10 000 µm and V DS = V GS = 40 V. With V TH shift, it is shown that such wide device has been degraded after it suffered the overheated condition by the self-heating effect [5] - [7] . Based on the characteristics of I DS versus V DS , it is not easy to find out whether the degradation has happed or not. Figs. 3 and 4 show the output curves for TFT with widths Fig. 1(c) , this device is shown to have been degraded by the self-heating effect at least at V GS = 40 V and V DS = 40 V. of 12 000 and 1500 µm, respectively. Although the TFT of 12 000 µm has been degraded, the kink shape does not show a significant difference from that of 1500 µm, which was not degraded. Therefore, the curve of I DS /W versus W has another usage to serve as a probe to monitor the occurrence of device's degradation.
C. Universal Bias Dependence of ∆I DS for a-Si:H TFTs
In Fig. 1 , it is appropriate to choose W = 15 µm for the device without the self-heating effect. By scaling up the I DS versus V DS curves for TFT with a channel width of 15 µm, whose electrically effective value is extracted as 16.89 µm, to W = 1500 µm, we can separate the nonself-heating current from the total one for the TFT of that width, as shown in Fig. 4 . It is observed that with a negligible self-heating effect in the linear region, the nonself-heating current matches well with the total one. This identifies that ∆W of 2.6 µm is correctly extracted. As entering into the triode and saturation regions, the difference between the nonself-heating current and the total one becomes larger. The excess current ∆I DS is then obtained by subtracting the total current from the nonself-heating one, and the characteristics of ∆I DS versus V DS are shown in Fig. 5 .
Microscopically speaking, the joule heating initiated by the nonself-heating current will increase with an increased V GS and V DS . Based on the barrier-height limited transport mechanism of a-Si:H TFTs discussed in Section III-A, the excess current will increase accordingly. Because of the direct relationship between the joule heating and the dissipation power, it is worthy to investigate the correlation between the excess current and the dissipation power. The dissipation power is reasonably defined as the product of V DS and the nonself-heating current (I DS,0 ). The curves of ∆I DS versus power (P ) are shown in Fig. 6 .
It shows an interesting result that with various V GS , these curves are overlapped perfectly. That is, the excess currents extracted are the same for a given power. This is due to the fact that the increased amount of device temperature is the same for a given power, regardless what V GS and V DS are, and induces the same amount of excess current. Moreover, the amount of the joule heating due to the power dissipated can be effectively represented by the induced excess current. Instead of monitoring the real temperature of the TFT, the excess current can serve as a more effective indicator for the self-heating effect. The reason is that, although the temperature is an intuitive indicator for the self-heating effect, it is only an intermediate physical parameter. To investigate the dependence of the I-V characteristics on the self-heating effect by device's temperature, we also need to know the temperature function of current and combine them to obtain the increase of current. Such analysis procedure will be both cumbersome and inaccurate. In contrast, by extracting the excess current, we can avoid the cumbersome procedure, and the effective amount of joule heating contributing to the self-heating effect can be compactly and effectively represented, as shown by the universal correlation between the excess current and the dissipation power in Fig. 6 . By further resolving the bias dependence of the excess current, this discovery will be beneficial to further establish the physicsbased model of the I-V characteristics with considering the self-heating effect for a-Si:H TFTs.
IV. CONCLUSION
A universal bias dependence of the excess current due to the self-heating effects has been observed for a-Si:H TFTs. With the self-heating effect, due to the barrier-limited transport mechanism, the kink behavior is induced in the curves of I DS versus V DS for a-Si:H TFTs, which is in contrast to the negative resistance phenomena in c-Si SOI FETs for its scatteringdominated transport mechanism. In addition to be used to divide the width range of a-Si:H TFTs with and without selfheating, the curves of I DS /W versus W can also sensitively monitor the occurrence of device's degradation. This discovery will be beneficial to further establish the physics-based I-V model with the self-heating effect for a-Si:H TFTs. Taipei, Taiwan, 
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